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1E.	 ABSTRACT
Differential thermal expansion has been shown to be responsible for many observed
failures in ceramic chip capacitors mounted on alumina substrates.	 The present work has
shown that the mounting techniques used in bonding; the capacitors have a marked effect
upon the thermally induced mechanical stress and thus the failure rate. 	 A mathematical
analysis of a composite model of the capacitor-substrate system to predict the niagnitude
of thermally induced stresses has 	 been conducted.	 It has been experimentally observed
that the stresses in more compliant bonding systems such as soft lead/tin and indium solders
are significantly lower than those in hard solder and epoxy systems. 	 The marked dependence
upon heating and cooling rate has proven to be a determining factor in the prediction of
failure in the indium and tin/lead solder systems. 	 This study has shown that the harder or
higher melting solders are less susceptible to thermal cycling; effects but that they are more
likely to fail during initial processing operations. 	 In the course of the stuuy, strain gage
techniques were used to determine thermally induced expansion stresses of the capacitors
and the alumina substrates.	 'Thus, the compliance of the different bonding mediums was
determined.	 From the data obtained, several recommendations are made concerning the
optimum bonding system for the achievement of maximum reliability.
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THE RELATIONSHIP BETWEEN RELIABILITYAND BONDING
TECHNIQUES IN HYBRID MICROCIRCUITS
I. INTRODUCTION
This report is a review of previously reported studies 11-31 funded by
NASA'Marshall Space hlight Center [ 4-i;j which investigated high thermally
induced failure rates in ceramic chip capacitors solder-bmded to alumina sub-
strates. Failure modes tool: the form of capacitor chip rupture, capacitor
termination debonding, solder joint failure, or substrate metallization lifting.
Experimental observations indicated that considerable mechanical force was
gene.ated by differential thermal expansion between the substrate material and
capa^itor chip. Theoretical analyses developed indicate that stresses in
rigidly bonded capacitor chips can be calculated from the expression
or	 Lchip ((V chip  - a sub ) All,
where v is the caress, Echip is Young's modulus of the chip, a'chip and crsub
are the thermal expansion coefficient of the chip and substrate respectively,
and AT is the temperature change,
A literature survey was conducted to collect the available thermal expan-
sion, mechanical strength, and Young's modulus data for each of the homogen-
eous, polycrystalline materials included in the investigations. These data from
the literature are summarized with their sources in Table 1. These data are to
be regarded only as starting points as the data vary considerably with sample
purity and preparation technique. A further complicating factor in the capaci-
tor property analysis is the composite conductor-dielectric structure of the
capacitor. Strictly speaking, the properties of the capacitor should not be those
of either conductor or dielectric.
The property behavior for the capacitor will thus be determined by
dielectric layer thickness and conductor ;date thickness as well as by the
i
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TABLE I. LULK MATERIALS PROPERTIES FROM LITERATURE SOURCES
Young's
Modulus,
tots N/m s (19' psi)
Bond
Strength,
tot N/m$ (109 psi)
Thermal
Expansion
Coefficient (10_4/'C)
BaT103 1. to ( to) 0.0 - 10.3 12.5 - 13.1
(9.0 - 23.0)
TiO2 2.82 (41) 5.2 - 13.8 5.39
(7.5 - 20)
Al 203 3.93 (57) 2.1 (3.1) 7.91
Platinum 1.45 ( 21.3) 13.8 - 10.5 8.9
(20-24)
Palladium 1. to (10.3) 14.5 (21) 11.70
properties of the conductor and dielectric separately. The nature of the dielec-
tric forr,l.,g and manufacturing technique, which is largely proprietary, may
also cause anisotropic properties as a result of preferred orientation of the
individual grains of the dielectric material. On the basis of conventional
ceramic forming processes, it is anticipated that a thinner dielectric will
exhibit a greater degree of anisotropy.
Thermal expansion measurements were made to use with the theoretical
model to predict the magnitude of the thermally induced stress. The theoretical
prediction was checked using a strain gage technique to allow actual measure-
ment of the stress during thermal cycling. These actual measurements indi-
cated stresses lower than the theoretical prediction. This observation led to
the conclusion that compliance or shearing of the substrate/capacitor bond
occurs during thermal cycling. Some of our measurements noted the time
dependence of this compliance during the course of thermal cycling. Therefore,
tests on the effects of thermal cycling upon the cumulative compliance of the
bond are reported.
2
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II. THEORY
If we consider a capacitor chip and substrate of the same length at room
temperature then, after a temperature change W) , the difference In length of
the chip and substrate is giver, by:
Al 
chip	 k 0 achip G T	 (1a)
Al sub	 f 0 subATcxsub
Difference At chip -Olsub
Difference	 10 (achip - a Sub ) AT	 (!b)
where k 0 is the initial length and ce is the expansion coefficient. The strain
(E) is then
Chip -Al sub
0
e - (achip - a sub ) AT	 (2)
If we require that the final length of the chip and substrate be the same
after a temperature change ( i.e., if they are rigidly bonded together 1 the strain
must be removed by a mechanical stress (u). The mechanical stress (u)-
strain W relationship is
chip - a/t	 (3)
3
iwhere 
Echip 
is Young's Modulus. This result also requires the justifiable
assumption that the substrate is rigid with respect to the much smaller chip.
Now, solving equation (3) for strain (c) and equating this strain to the thermal
strain given in equation (2) , we obtain
°chit
e	 E	 - 
( Cr
	
-
C. `.ub ) AT	 (4)
c1:,.p
Solving equation (4) for stress (u), we obtain
v - Lchip ( achip - asub) AT	 (5)
i
Assuming that the substrate is rigid in comparison with the chip, equation (5)
gives the stress (v) in the chip for a given temperature change (AT) . Deforma-
tion of the substrate reduces the magnitude of the stress in the chip, but this
reduction is negligible. This indicates that the stress calculated above should
be an upper bound of the true stress in the capacitor chip during thermal cycling.
This derivation also assumes that the capacitor-(-hip bond is formed at room
temperature. If the bond is formed at an elevated temperature, the system will
have residual stresses at room temperature.
The force (P) on the chip can be calculated from the relationship
v = P/A
where A is the cross-sectional area of the capacitor. Note that none of the
previous results are dependent upon the capacitor length.
i
III. INVESTIGATION CE MATERIALS
f
	
	 The thermal expansion results are summarized in Tables 2 and 3.
Except possibly in the smaller chips which are somewhat shorter samples, the
t4L—1
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TABLE 2. THEIIMAL EXPANSION U.'iTA SUMMARY FOR
CHIP CAPACITOit
Thermal Expansion Coefficient (to
-,/ , C)
R11-K120U R31-K12U0 R11-NP0 I131-NPO
1.20 1.48 2.18 1.26
2.04 1.15 1.75 1.47
2.42 1.4(; 1.77 1.47
1.00 1.30 1.83 1.48
2.06 1.47 2.05 1.38
1.92 avg 1.38 avg 2.12 avg 1.42 avg
TABLE 3. TIIERMAI, EXPANSION DATA SUMMARY FOR
TYPE 614ALUMINA SUBSTRATES
Thermal Expansion Coefficient (10-6/0C)
Parallel Perpendicular
7.76 7.76
7.49 8.00
7.15 7.71
7.49 7.44
7.95 8.66
7,56 avg 7.79 avg
experimental error associated with the dilatometric measurements is less than
10 percent. The measured expansion coefficients for the type 014 alumina sub-
strate is 7.68 x 10- 6/0 C while that reported in the literature is 7.91 x 10-6/°C.
This result is clearly in good agreement as would be expected for the bulk
homogeneous material. The statistical analysis of the parallel-perpendicular
observations will not be undertaken because of the inherent lack of correlation
of direction from sample to sample. We can conclude that the anisotropy of the
substrate is small since, at worst, the expansion coefficient is 7.56 x 10-6/9C
and 7.79 x 16-6/°C in orthogonal directions.
5
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The thermal expansion coefficient for the Rii -K 1200 ( BaTiO') capaci-
tors is 1.02 x 10 -5/'C as compared with 1. 25 x i0 -5/°C from literature sources.
In a similar comparison the RSI-K1200 (BaTiO 3 ) capacitors have an expansion
coefficient of 1.38 x to-5/0C.
The thermal expansion coefficient for the R11-NPO (TIO 2) capacitors is
2.12 x 10 -5/'C and that for the R31-NPO (TiOt) is 1.42 x i0 -5/'C. This com-
pares with 5.30 x 10 -4/'C for the bulk Ti0 11 reported in the literature.
The results of aulculations of the stresses and forces induced by thermal
cycles are given in Table 4. These results were calculated from the measured
thermal expansion and Young ' s Modulus data from the literature. It should bo
noted that the modulus data for bulk materials are strictly applicable to the
composite capacitor structure although the pro l),•ble error for a high dielectric-
conductor thickness ratio is small.
TABLE 4. CALCULATED STRESSES AND FORCES FROM THERMAL
EXPANSION MISMATCH FOR CAPACITORS ON: TYPE 014
ALUMINA SUBSTRATES
Capacitor
Type
IWported
rallure Stress
101 N, nil
(put)
8trero. to , N:m 2
(1101)
_
_
Force. N
(ILJ
1111	
_.
25 to -d6'C 25 to 125 0 C 25 to -G5 ` C 25 W 12540
It31-NP0 (T10 1 ) 5.17-13.8 16.5 23.0 500 032
(7 500 . 24) uuu) a (24 000) (33 400) (134.u) (1m7 .u)
It3l-K1206 (Wi01) ti.6)-10.3 A.Bn 0.78 176 252
(116U:'-23666) (7 686) (u 840) (3h. 61 (t"j. 61
lilt-NPO (T101 ) 5.17-13.9 34.3 47.7 355 404a(7 500-21) 9601 (46 X1)0) (1:9 2uo) (711.7) 1111.1))
)til -K1200 (DaTl01) 6101-16.3	 b
4.24 5. MI, 43.4 6910
(6 600-23 600) 0 166) (8 550) (0.N0) (13.71
NoW: a. Data from two sources.
b. Strength depends upon ample treatment — average as received strength is 11 70u psi.
c. Capacitors in tension from 25 W -65*C and In compression from 25 W 125'C.
Table 4 compares the tensile stresses in the capacitors with the reported
mechanical strength of the materials. It is again important to note that the
mechanical strengths are for homogeneous bulk samples which are considerably
different from the capacitors. Although this introduces some uncertainty as to
fi
i
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the breaking strength of the capacitors, it Is unlikely that the strength is sib-
nificantly enhanced by the presence of the stronger conductor plates since they
are much thinner than the dielectric material. It is evident that the NPO (TIOt)
type capacitors are clenrly stressed move the failure strength of the capacitor
body Itself. The Kf2UU (BaTI0 3) capacitors are not stressed above their
reported failure strength but they are loaded to the point whe re essentially no
concentrators could cause the stress to locally exceed the bronking strength,
thus causing the K12OU capacitors to fail.
This discussion considers only failure or rupture of the capacitor body.
If we consider the load or force on terminations, further problems are evident.
Table 5 summarizes the result of force calculations conducted in this work and
the reported measurements from a recent NASAIh1SFC report (51 . The data
measured, e.g., 7.1 N (I.(i lb) for JM-K1200, are for rupture of two termpnu-
tfone while the calculated 44 N 0. HO lb) force is applied to only one tormina-
tion. We thus huero a situation where the calculations indicate a force of 44 N
while an independent measurement Indicates a breaking of the termination-solder
bond at 3.6 N (U.8 Ib). Similar large overloads are indicated in Table 5 for
typo 1131-K1200 capacitors.
TABLE 5. CALCULATED FORCES UNDER CYCLING AND REPORTED
SHEAR FORCE AT FAILURE
Calculated Force. N
(lb)
Measured Force,N
(lb)
Capacitor Solder to Solder to
Type 25 to -(i5°C 25 to 125°C Au Conductor Au-Pd Conductor
I111-K1200 44.0 00.9 7.12 4.45
(9.0) (13.7) U. (1. U)
IM-NPO 5 494
(79.7) 0 11.4)
1131-K1200 170 252 10.5 10.7
(39.0) (56. G) (3.7) (2.4)
R31-NI30 590 832 — —
(134.0) (187.0)
This discussion of two failure modes Indicates that in all cases the
rigidly bonded capacitor-substrate system should fail In thermal cycling. In all
instances it appears that the termination should fail before the capacitor body
but it has boon reported 161 that the capacitor body ruptures in some Instances,
The rupture of the apparently stronger link, c, g., the capacitor, indicates that
this analysis prerlicth a higher value of failure load for the capacitor body rup-
ture than Is observed in practice. This is a consequence of the capacitor boing
weaker than the corresponding built material, r, of defects causing local stress
concentrations.
It is thus clear that rigidly bonded capacitor chip-substrato assemblies
should fail if a rigid bond exists. It is clear that solders are not truly rigid
since many solder bonded capacitor chips survive some thermal cycling coin-
ditions. The failure under extended cycling tests appears to be a result of
either fatigue or work hardening of the solder which leads to a more rigid bond.
Although an ideally rigid bond is desirable from a mechanical reliability point
of view, this man rigid bond is the immediate cause of thermal cycling failures.
IV. EXPERIMENTAL PROCEDURE
Itopresentative samples of ceramic chip capacitors were bonded to
alumina substrates using standard 10-Sn UU-Pb solder, GU-Sn 40-Pb solder, an
indium solder, a two component conductive epoxy, and a nonconductive epoxy.
A strain gage was attached to each capacitor as shown in Figure I. A matching
strain gago was attached to a capacitor bonded at one end r nly. This capacitor
was allowed to expand and contract freely through temperature cycling and was
used as a standard for the strain gage measurements. Two capacitors with
attached strain gages were placed in a temperature chamber and cycled from
-50 to 125'C while the strain was monitored using a standard strain gage
bridge. The value of strain measured represents a difference in the dimensional
changes of the two capacitors. Thus, the difference appears as a negative value
in µm/m for the high temperature range and a positive value in µm/m for the
low temperature range. Using these measured values, strain in µm/m was
plotted against time for each of the capacitor samples.
The modulus of elasticity was determined by attaching a strain gage to
a chip capacitor and Dien mounting the capacitor/strain gage assembly vertically
on the substrate. A compressive load (stress) was applied to the capacitor
while the strain was monitored. The compressive lc--d was plotted against
strain to determine the modulus of elasticity. This assembly is illustrated in
Figure 2.
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CAPACITOR
TERMINATION	 TO CAP
BRIDGE
STRAIN
GAGE . TO STRAIN
GAGE
BRIDGE/BONDINGAGENT _
TO CAP
BRIDGE
TO STRAIN
GAGE
Figure 1. Capacitor assembly for strain measurements as a function
of time and temperature.
As a separate part of this investigation, a capacitor chip of the same
type was bonded with a low melting indium solder. This solder was employed
because the higher melting temperatures necessary for conventional solders
would have degraded the strain gage to capacitor bonding system and led to
difficulties. The indium bonded capacitor was held at 1155°C and the solder was
allowed to melt. After the melting occurred, the substrate and chip were care-
fully removed from the environmental chamber and allowed to cool in ambient.
conditions. The strain introduced as solidification and cooling proceeding was
monitored using the strain gage.
V. EXPERIMENTAL RESULTS
As a test of the reproducibility of the technique, three samples from the
same lot of 0.1 µI capacitors were mounted directly on a substrate using non-
conductive epoxy. The capacitor was held at 25°C and a strain gage reading
was recorded. The capacitor/substrate was then cycled to 125°C as indicated
Ip	
"!	 I	 &	 y
Figure 2. Capacitor assembly for modulus measurements.
in rigure 3. The general features of each capacitor are quite similar even
though the transient features of the curves are slightly different. These trans-
ient features are discussed later in t4s report. The capacitor was compressed
by the thermally induced force and the magnitude of the strain ranged from -4u
to -580 µm/m. This thermal strain decreased slightly with time. When the
samples were returned to room temperature, they were slightly elongated.
i
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Figure 3. Strain plot as a function of time and temperature for 0.1 µF
capacitor bonded to alumina substrate with nondestructive
epoxy 0 samples) .
To determine the magnitude of tfu force responsible for the observed
strains, it was necessary to measure the modulus of elasticity of the capacitors.
This measurement was carried out as p,.vviously described and the results are
plotted in Figure 4. It should be noted that the modulus of elasticity of "pure"
IiaTiO3 is 1.1 x 10 11 N/m 2 (16 x 104 psii 5 while that of the 0.1 pF chip is 5.5 x
1010 N/m 2 (8 x 106 psi) and the 0.27 µIt chip is 2.2 x 10 11 N/m 2 (32 x 10o psi) .
Considering the thermally induced strain of approximately -500 µm/m observed
in Figure 3 and referring to the corresponding measurement in Figure 4, the
thermal stress in the 0.1 µF capacitors during the 125 0 C cycle is roughly 2.75
x 107 N/m2 (4 x 10 3 psi) .
A similar experiment depicted in Figure 5 was conducted for a 0.1 µF
capacitor mounted with a 60/40 solder. This sample was held at 25 *C, cooled
to -50°C, heated to 125°C, and returned to 25°C while the strap, was monitored
The capacitor length increased by approximately 160 µm/m during the cycle at
-50°C. However, during this period, the elongation decayed to approximately
150 µm/m. This decay, corimonly known as the ratcheting phenomena, is a
11
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Figure 4. Stress-strain plot for 0.1 µF and 0.27 µF capacitors.
subject for more intensive study. Itatcheting is a term used to describe the
effect caused by thermal cycling of a bond which allows now and stress. After
each cycle, during which flow occurs, the stress during the next cycle is larger
by the amount of f l ow which occurred during the previous cycle. As the capaci-
tor was cycled to 125°C, it was compressed by approximately -425 µm/m and
upon cooling to 25°C, the capacitor was "permanently" shortened by approxi-
mately 50 µm/m.
The results of the same experiment on a 0.1 µF capacitor mounted with
a gold conductive epoxy are shown in Figure G. It should be noted that the
strains in this capacitor are higher than those observed above and little deca}
of the strain occurred during holding at temperature.
12
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Figure 5. Strain Mot as a function of time and temperature for U. 1 µF capacitor
bonded to aluminai  substrate with 60/40 solder. i
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Figure U. Strain plot as a function of time and temperature for U.1 µF capacitor
bonded to alumina substrate with gold conductive epoxy.
13
II
A similar experiment using indium solder was conducted and the results
are shown in Figure 7. Tneso results for the -50`C cycle are quite similar to
these for other bonding techniques. however, the strain observed during the
125°C cycle was initially quite large but rapidly decayed to a small positive
value. As this sample was cooled to 25°C, the strain increased to a positive
value of 300 µmlm and decayed to approximately 175 µman. This result is
quite unlike those of the other bonding techniques, indicating thut the capacitors
bonded with indium solder have very little strain at 125°C. Similar curves were
obtained for a series of 0.27 AF capacitors using the same bonding techniques.
The results of these experiments are summarized in Tables 0 and 7.
,w
300
60°C
200 25°C
100 125°C
0
100
200
200
400
600
100
I00
•v	 v..	 w	 fu	 VU	 11v	 1a°	 log	 '170	 1S0
TIME (min)
Figure 7. Strain plot as a function of time and temperature for 0.1 µF
capacitor bonded to alumina substrate with indium solder.
Thermal cycling tests of four cycles -50 to 125°C were conducted to
investigate cumulative strain. The results of the thermal cycling of a capacitor
chip bonded with the 00/40 type solder are shown in Figure 8. This experiment
Indicates that as the measurements begun at 25°C, the strain was initially zero
and as the sample was heated to 125* C during the first 125°C cycle,the length of
14
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TABLE 0. EXPERIMENTAL STRESS AND STRAIN VALUES FOR
CERAMIC CHIP CAPACITORS
Sample
Code
Stra1
(-50°C)
µm?m
Strain
(125°C)
µm"m
Stress
(-50°C)
100 N/m 2 (psi)
Stress
(125°C)
106 N/m 2 (psi)
NCE 0.1 - -500 - 1.0 (4 000)
AuCE 0.1 390 -030 2.15 (3 120) 34.7 (5041))
601/405 0.1 105 -425 9.1	 (1 320) 23.4 (3 400)
Ins 0.1 190 -240 10.5	 (1 520) 13.2 (1 920)
NCE 0.27 55 -235 12. 1	 (1 700) 02.9 (9 120)
AuCE 0. 27 170 -090 37.5	 (5 440) 132.0 (22 080)
001408 0.27 70 -150 15.4	 (2 240) 33.1 (4 Soo)
Notes: 1. Strai+, values represent the difference be f•:veen the standard
rupacitor and the bonded capacitor.
2. Capacitors are in tension during the low temperature cycle
and compression during the high temperature cycle.
3. Sample Code -- acronym , capacitance in pr:
NCE - noncond epoxy
AuCE - gold cond epoxy
InS - indium solder
60/40X - 00/40 solder
TABLE 7. COMPARISON OF OBSERVED AND THEORETICAL STRESSES
25 to -50°C 25 to	 125°C
Bonding Agent t06 N1m 2 (psi) 106 N/m 2 (psi)
Ideal (Theoretical) 40.7 (5 900) 07.8 (9 840)
Nonconductive Epoxy - 27A (4 000)
Gold Conductive Epoxy 21.5 (3 120) 34.7 (5 040)
00/40 Solder 9.1 (1 320) 23.4 (3 400)
Indium Solder 10.5 (1 520) 13.2 (1 920)
Note: Capacitors are in tension during the low temperature cycle
and compression during the high temperature cycle.
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Figure 8. Strain as a function of time during thermal cycling for 0.1 µF
capacitor bonded to alumina substrate with 60 Sn-40 l hb solder.
Numbers refer to the temperature of each portion of the cycle.
the capacitor chip decreased by approximately 250 µm ln; that is, the length
decreased by approximately 250 ppm. As the sample was cooled to -55 `C, the
length increased by approximately 600 ppm or the sample was stretched by the
600 ppm. During the next cycle to 125°C, the sample was compressed by some-
what less than the first cycle but the second cycle to -55 C shows a considerable
increase in strain over the first cycle to -55°C. After this first cycle, the
strains become almost reproducible between approximately 800 ppm elongation
on the -55°C portion of the cycle and approximately 200 ppm compression on the
125°C portion of the cycle. It is especially noteworthy that after 4 cycles, the
sample does not return to its original length at room temperature. There is u
net elongation of the sample of approximately 550 ppm as a consequence of only
four cycles.
The results of the thermal cycling of a chip bonded with type 90:'10
solder are shown in Figure 9. This sample behaves in a manner quite similar
to the 00/40, but the magnitude of the strain on the hot and cold side of the
cycle is larger. The strain does not exhibit the transient behavior observed in
the 60/40 sample, but there are minor differences in the first and subsequent
cycles. The sample elongates by somewhat over 1200 ppr, on the -55°C portion
of the cycle and is compressed by slightly less than 500 ppm on the 125°C
excursion.
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Figure 9. Strain as a function of time during thermal cycling for 0. t µF
capacitor bonded to alumina subairato with 90 Sn -10 Pb solder.
Numbers refer to the temperature in centigrade for each
portion of the cycle.
The experimental measurement of the strain in the chip as the indium
solder solidifies and cools is shown in Figure 10. At zero time on this plot,
the sample was at i05°C and was placed in ambient air at 25°C. As the sample
cooled, some rapid changes in length were observed at times under i minute
and these seem to be of the negative or compressive type. As the cooling
proceeds, the strain changes to a large tensile elongation of almost 1200 ppm;
and as time and cooling proceeds ,this strain decays to a value near 1000 ppm.
This value does not decay significantly over a period up to 3000 minutes,
VI. DISCUSSION
These results exWit several effects which were anticipated and some.
which were unexpected. The data compared well with theoretical results from
previous work in Table 7. The observed stresses are lower than the theoreti-
cal stresses for all capacitor bonds examined. hence, all of the bond types
were found to exhibit so,.ie degree of stress relaxation. The transient effects
are quite different among the bonding systems examined and will be discussed
individually.
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Figure 10. Strain as a function of time during cooling from 105°C to room
temperature for a 1i.1 µF chip bonded to alumina substrate
with indium alloy 235 solder.
The nonconductive epoxy bond exhibits a large strain as it is heated and
this strain decays slightly during holding at Mt. As this sample is returned
to room temperature, the decay in strain at 125°C appears as a "permanent"
strain at room temperature, thus indicating a plastic flow in the capacitor/
substrate bond. The 60/40 sample depicted in Figure 5 exhibits some strain
decay with time at -50°C. After this sample is returned to room temperature,
this strain remains but is of the opposite sign of that in the nonconductive epoxy.
The gold conductive epoxy sample shown in Figure G differs from the others.
No significant deformation of the bond and no decay of the strain during holding
at temperature was evidenced, and this sample returned to its original length
within the experimental error. This indicates that the gold conductive epoxy
bond does not shear appreciably and thus has the highest stress of any of the
bonding techniques examined.
The four cycle measurements on the 60/40 and 90J10 solders indicate
that thermal cycling leads to a net cumulative strain in the capacitor chips.
The softer or lower melting G0 '40 solder seems to lead to a larger cumulative
effect with thermal cycling. This difference is probably a consequence of the
more compliant nature of the 60/40 solder. The experiments have not examined
these systems after a large number of cycles where other effects may take j(
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control; however, for the small number of cycles examined, it is clear that tike
60;'40 type bonding system is more markedly affected than the u0 °lu.
The indium solder shown in Figure 7 exhibits an especiully peculiar
behavior during thermal cycling. The sample appears to behave in a manner
analogous to other samples during cycling to -50°C; however, as tike sample is
cycled to 125°C, the strain rises to a large value but decays to a value near
zero within 5 minutes. This solder molts at 151°C and, according to the nhanu-
facturer, is plastic in the range of 115 to 1'25°C. 'I7he observed behavior Is
thus the result of plastic relaxation of the bond which totally relieves the thermul
stress in the capacitor chip. This plastic relaxation leaves the sample matched
to the substrate at 125TC Upon cooling below the plastic flow temperature of
the bonding alloy, the differential thermal expansion is reflected us a permanent
strain of approximately 175 Pill m. If this sample is subsequently cycled to
-50°C, the strain from differential dermal expansion will increase to much
larger values and the chip will bo stressed to very near its failure point.
*nits discussion of thermal cycling neglects the effect of the initial stress
or strain built into the bonded capacitor during the initiul soldering operation.
All of our measurements except the soldering study take. us their starting point
the capacitor at room temperature. The capacitors are strained by de initial
soldering operation as is illustrated in I' igurc 10. These results indicate that
the capacitor is initially elongated by approximately 1000 ppm when a tow melting
indium solder is employed. It can be inferred that a higher molting solder will
have a larger initial strain as the temperature change from solidification to
room temperature is larger. This would suggest that the 00.'11) solder probably
has a larger initial strain than the c0;'4u; hence, if eider sample tails during
the soldering operation, it will more likely be the 00'10. The net effect is that
the 0'40 is apparently more susceptible to the cumulative effects of thermal
cycling, but the 01t 10 is more likely to fail during the soldering or fabrication
process. We would Speculate that the lower ma h 'ing indium solder would exhibit.
sill more pronounced thermal cycling sensitivity, but this solder will likely
behave somewhat differently because of the proximity of the 125°C temperature
cycle to its melting point of 135°C.
VII. CONCLUSIONS
a. Thermal cycling of solder-bonded capacitor chips leads to cumulative
length changes which are no doubt responsible for their eventual mechanical
failure during thermal cycling.
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b. The higher melting or harder solders appear to be less sensitive to
the effects of thermal cycling. The largest strains observed were in the epoxy
bonding system.
e. The higher melting solder apparently has a higher initial strain intro-
duoed by the soldering operation.
d. Strains introduced during the soldering operation with indium solder
are large and decay somewhat upon cooling.
o. Due to the extreme compliance of the indium solder bond at MOC.
the reliability over the full temperature range is questioned. A small shock or
vibration at this temperature could easily reorient or dislodge the capacitor.
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